[Marks 75] **IT95MA22** Duration: - 2 1/2 Hours] Note: -All questions are compulsory. 1. Figures to the right indicate full marks. 2. Students will be allowed 15 Minutes extra time per hour. PART B Q.2 - Answer the Following - (Any 2 out of 4) 08 Marks 1. What are interrupts? 2. Explain the concept of address bus with diagram. 3. Draw and explain architecture of 8085 microprocessor. 4. Explain the concept of data bus for memory. 08 Marks Q.3 - Answer the Following - (Any 2 out of 4) 1. Explain the MOV M, R instructions in brief 2. Explain the SUB M instructions in brief 3. Unpack the packed BCD register. 4. Write the assembly language program to find 1st complement. (P.T.O) Q.4 - Answer the Following - (Any 2 out of 4)

08 Marks

- 1. Write a program to calculate the sum of 8 bit numbers assuming sum to be 16 bits.
- 2. Write a program to sort numbers in ascending order.
- 3. Write a short note on subroutines.
- 4. Explain Nested subroutines with example.
- Q.5 Answer the Following (Any 2 out of 4)

08 Marks

08 Marks

- 1. Write a program to convert Binary to BCD.
- 2. Explain the interrupt structure of 8085.
- 3. Explain the functional block diagram of 8155.
- 4. Explain the modes of the I/O ports of 8155.
- Q.6 Answer the Following (Any 2 out of 4)
  - 1. List the Pentium registers.
  - 2. Write a note on addressing in real mode.
  - 3. Explain the virtual mode of Pentium processor.
  - 4. Explain the features of Pentium-4 processor.

	4	GE OF AR	,
	1	(3)	e ·
-	Dui	uration: - 2 ½ Hours] IT95MA22 [Marks 75]	
		ote: -	
	1.	All questions are compulsory.	
	2.	Figures to the right indicate full marks.	
	3.	Students will be allowed 15 Minutes extra time per hour.	
		PART A	
	Q.1	1 Multiple Choice Questions 35 Marks (1 Marks Each)	
		1. In 8085 microprocessor, the RST6 instruction transfer programme execution to following loc	cation
v		a. 0030H b. 0024H c. 0048H d.0060H	
		2. HLT opcode means	
	te.	a. load data to accumulator b. store result in memory	
		c. load accumulator with contents of register d.end of program	
		3. What is SIM? a) Select interrupt mask b.Sorting interrupt mask	
		c. Set interrupt mask d.Service interrupt machine	
	,	4. The ROM programmed during manufacturing process itself is called	
		a. MROM b.PROM c.EPROM d.EEPROM	
		5. A field programmable ROM is called a. MROM b. PROM c. FROM d.FPROM	
		a. MROM b. PROM c. FROM d.FPROM  6. Program counter in a digital computer	
	,	a. Counts the numbers of programs run in the machine.	
	1	b. Counts the number of times a subroutine is called.	
		c. Counts the number of times the loops are executed.	
		d. Points the memory address of the next instruction to be fetched.	
		7. At the beginning of a fetch cycle, the contents of the program counter are	
		a. incremented by one. b. transferred to address bus.	
		c. transferred to memory address register. d. transferred to memory data register.	
		8. Stack pointer is a register	
		a. 16 bit b. 8 bit c. 32 bit d. 4bit	
		9. In memory mapped I/O device is identified by	
	+0	a. 8bit address b. IN instruction c. 16bit address d. OUT instruction	
		10. In I/O mapped input device is	
		a. latch b. buffer c. decoder d. stack	
		11. In I/O mapped output device is	
	×	a. buffer b. encoder c. latch d. stack	
		12. If accumulator content is 88H, after execution of CMA accumulator content will be— a. 77H b. 93H c. FFH d. 80H	
	ł	a. 77H b. 93H c. FFH d. 80H	
		a. Instruction b. arithmetic c. logical branch d. data transfer	
		14. If A=56H,B=82H after execution of ANA B ,content of A=	
	,	a. 02H b. 56H c. 00H d. D8H	
		15. 8085 has EPROM of	
		a. 1Kb b. 526bytes c. 64kb d. 256 bytes	
		16. In BCD to Binary Code Converter MS digit is multiplied by	
		a. 0A b)0B c)0C d)0F	
		17. SID stands for	
		a. Serial input data b. Set interrupt Design	
		c. Serial interrupts device d. Set Input Data	
ix:		18. ISR means	
		a. Interrupt service routine b. input service routine	
		c. input set register d. interrupt set register	
		19. TRAP, RST5.5, RST6.5, RST7.5 are	
		a) Hardware interrupts b. software interrupts c. registers d. insulators	
	2	20. 2k static RAM memory cells organized as	m
		a. 256 bytes b. 156 bytes c. 56 bytes d. 16 bytes (P.	T.O)

					1.07	· 100 1				
	21.	The 8155	timer consi	st of two _	registers	vs [2]				
		a. 00	11 b. 16 b	1t c. 3	2 hit	d 61 hit				
	22.	The status	register co	nsist of	Latches	u. 04 bit			N 1	1
		a. /	b. 8	c. 5 d. 1	6	and a second				
	23.	DAA comr	nand stands	s for						
		a. Div	ide Accum	ulator Arith	metic	h Decimal	Acoumulat	om A =:141		
			Tan Training	Accuminan	)r	d Doggersol	A 1:			
	24		is a tool th	at converts	assembly le	managamen			11	
								d Codo Co	language	an a
	25.	The 8085 m	nicroproces	sor has	hard	ware interr	unts	u. Code Co	onverter	
	0.0	a. 4	b. 5	sor has	- Jan		ары.			
	26	h	as highest	priority amo	ng all inter	runta				
		a. KSI	1.5	b. RST 6.5	c INTR	A T	RAP			
	27.1	IN I K Interr	upt is pin n	umber	in nin	diagram of	8085 micro	nrocessor		
		<i>c</i> ., ,	0.0	. 9 0 11			in the same of the	processor		
	28.1	SK address	or Vector	location for	TRAP is					
	20 т	a. 0020		o. 003C	c. 0024	d. 00	)34			* *
	29. 1	ne Pentiun	n memory s	ystem is di	vided into					
	30 D	a)4 b	oanks b	)8 banks	c)6 bank	s d)10	banks			
	30. K	cum Cr U	identificat	ion code is	carried out	by the inetr	Trotion			
		ajCI		NCPID	CACADIT	1/00	TITT			
	51, 1	a)32	Li4	processor h	as provision	ns for a	- address bu	IS		
		$a_{J} \supset \angle$	on c	104 nit	C)36 bit	(21.				
	J. 1.	a)INI	ISH UCHON IS	s used by ex	ternal circu	uitry to requ	iest an inter	rupt.		
		w/TT 11		IIIVIK	CINIDI	3\X TT/				
	in	a system.	Tana Core	2 micropro	cessors req	uire a modi	fied	and cas	e to function	1 properly
	a)	AXT powe	r supply h	TAY norwa		A CENT C				
	34. ŤI	nis significa	ant advance	TAX powerment comb	inca true	AIX powe	er supply d	XTA pow	er supply	
	ter	chnology	b)	Multi proce	essor tooks	croprocess	ors into a si	ngle packa	age. a)	Hyper
				echnology	d)Hyper t	ology broodin a t	1 1			
	35. A	new feature	e added to 1	the Pentium	and Pentin	m Dra is the	chnology		and generate	
		a)puri	ty b)	parity	c)errors	ın Fro is in d)sum	e capability	to check a	and generate	
		*		1	0)011013	ujsun	L			
ns	wer S	heet for M	ultiple Ch	oice Questi	ons					
2.	No.	Ans.	Q. No.	Ans.	Q. No.	Ans.	Q. No.	Ans.	Q. No.	Ana
	1		8	To be the control	15		200	A BEENS	Q. 140.	Ans.

Ar

Q. No.	Ans.	Q. No.	Ans.	Q. No.	Ans.	Q. No.	Ans.	Q. No.	Ans
1	8	8	10 1 11 13th	15		22		29	
2		9		16		23		30	
3		10		17		24	119	31	
4		11		18		25			
5	1.69	12		19		, A	* A	32	
6		13				26		33	II Č
7				20		27		34	
1		14		21		28		35	

Marks Obtained:	Signature of the Examiner: -